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Abstract 
In the present ages, the development of VLSI design is tend to be mature, IC 
industry has become the footstone of the development of modern industry, It has been 
broad applied to computer, communication, internet and manufacturing. When the 
process grow to deep sub micron, power could not be ignored in IC design., it not 
only effect the package and cost, but also lead to the too much heat, which directly 
effect chip reliability. SOC design is the result of IC development. It’s helpful for the 
circuit performance, power, cost and reliability, which has become to the direction of 
IC development. But with area growing, power has become to the key problem of IC 
design. 
   Wireless access SOC chip is Wireless access chip, higher-layer protocol is based 
on the IEEE802.15.4 own develop protocol, mostly based on low power, low speed 
application, transmission speed is about 100Kps. This paper describes concept and 
methods of the implement of low power design of WirelessChip from logic synthesis 
to physical design, which provide a reference of implement method and flow. It can 
apply to other chip design to the basic of other chip design. 
   This paper first provide an overview of low power technology development and 
research signification; then discusses the power distribution and optimization of all 
level. presents the method of low power synthesis of WirelessChip;.Based on Cadence 
EDA platform, implemented logic design and emphasized clock tree synthesis of low 
power, implemented low power physical design, floorplan phase adopt many methods 
for a better result, cts phase applied many ways to implemented low power design. At 
last this paper analyzed the power and physical verification problem of deep-sub 
micron process. 
 













无线接入 SOC 芯片的低功耗物理设计 














- v - 
目 录 
中文摘要......................................................... i 
Abstract ...................................................... iii 
第一章 绪  论 ................................................. 1 
1.1 集成电路产业发展的现状....................................... 1 
1.2 低功耗技术的研究意义......................................... 3 
1.3 本文研究的内容和意义......................................... 4 
第二章 低功耗技术研究........................................ 5 
2.1 功耗的发展现状............................................... 5 
2.2 功耗的分类................................................... 6 
2.2.1 动态功耗...................................................................................................6 
2.2.2 静态功耗...................................................................................................9 
2.3 功耗优化技术................................................ 10 






2.4 低功耗技术的应用............................................ 19 
第三章 无线接入 SOC 芯片的低功耗综合策略研究 ............. 20 
3.1 无线接入芯片概述............................................ 20 
3.2 Power Compiler 功耗计算的原理 ............................... 21 
3.3．RTL 级功耗估计 ............................................. 23 
3.4 无线接入 SOC 芯片的低功耗逻辑综合流程 ........................ 26 
3.4.1 门控技术功耗优化.................................................................................26 
3.4.2 PowerCompiler 低功耗综合的约束条件 ..............................................27 
3.5 无线接入芯片低功耗综合结果.................................. 29 
3.6 本章小结.................................................... 31 
第四章 无线接入 SOC 芯片的低功耗物理实现的研究........... 32 
4.1 总体流程及选用的 EDA 工具 .................................... 32 
4.2．FloorPlan 阶段的工作 ....................................... 33 
4.2.1 floorPlan 阶段的主要工作.....................................................................33 
4.2.2 布局阶段的低功耗设计方法研究.........................................................34 
4.3 标准单元摆放阶段的工作 ...................................... 37 
4.3.1 标准单元摆放要完成的工作.................................................................37 
4.3.2 标准单元摆放的功耗考虑.....................................................................37 















无线接入 SOC 芯片的低功耗物理设计 
- vi - 
4.5 布线(Routing)阶段的工作 ..................................... 44 
4.5.1 全局布线和详细布线所做的工作.........................................................44 
4.5.2 布线中的功耗优化策略........................................................................46 
4.6 寄生参数提取和延迟计算...................................... 47 
4.7 电源分析和功耗分析 .......................................... 48 
4.8 设计规则检查（DRC） ......................................... 51 
4.9 LVS（Layout Versus Schematic）验证.......................... 52 
5.0 本章小结.................................................... 53 
第五章 总结与展望............................................ 55 
参考文献 ...................................................... 57 


















- vii - 
                               content 
Chapter 1 Introduction....................................... 1 
1.1 Development of IC design .................................... 1 
1.2 Significance of Low Power Design ............................ 3 
1.3 Significance and Contents of this paper...................... 4 
Chapter 2 Low Power Technology ............................. 5 
2.1 Development of Power ........................................ 5 
2.2 Types of Power .............................................. 6 
2.2.1 Dynamic Power.........................................................................................6 
2.2.2 Static Power ..............................................................................................9 
2.3 Technology of Power Optimization ........................... 10 
2.3.1 Arithmetic Level ..................................................................................... 11 
2.3.2 System Level...........................................................................................12 
2.3.3 RTL Level ...............................................................................................12 
2.3.4 Logical Gate Level..................................................................................15 
2.3.5 Transitior Level.......................................................................................16 
2.3.6 Static Power ............................................................................................17 
2.4 Application of Low Power ................................... 19 
Chapter 3 Low power Synthesis for WirelessChip ......... 20 
3.1 Summary of Ad hoc Chip ..................................... 20 
3.2 Principle of Power Compiler ................................ 21 
3.3 RTL Level Power estimate ................................... 23 
3.4 Synthesis Flow ............................................. 26 
3.4.1Clock Gating Method...............................................................................26 
3.4.2 PowerCompiler Low Power Synthesis Constraints ................................27 
3.5 Synthesis Results .......................................... 29 
3.6 Chapter Summary ............................................ 31 
Chapter 4 Physical Implemention of WirelessChip ........ 32 
4.1 Flow and EDA tools ......................................... 32 
4.2 FloorPlan .................................................. 33 
4.2.1 FloorPlan Implemention .........................................................................33 
4.2.2 Low Power in FloorPlan .........................................................................34 
4.3 Placement .................................................. 37 
4.3.1 Placement Implemention ........................................................................37 
4.3.2 Low Power in Placement ........................................................................37 
4.4 Clock Tree Synthesis ....................................... 38 
4.4.1 CTS implemention ..................................................................................38 
4.4.2 Low Power in CTS..................................................................................41 













无线接入 SOC 芯片的低功耗物理设计 
- viii - 
4.5.1Global and Detail Route...........................................................................44 
4.5.2 Low Power in Route ...............................................................................46 
4.6 Extraction and Delay Calculation ........................... 47 
4.7 Power Analysis ............................................. 48 
4.8 DRC ........................................................ 51 
4.9 LVS（Layout Versus Schematic） ............................. 52 
5.0 Chapter Summary ............................................ 53 
Chapter 5 Conclusions....................................... 55 
Reference ...................................................... 57 

































- 1 - 






大 规 模 (ULSI) 。 集 成 电 路 工 艺 的 发 展 也 从 初 的 10um 缩 小 到
0.18um,0.13um,0.09um，如表 1-1-1 所示。集成电路的发展始终遵循摩尔规则：
特征尺寸平均每三年缩小 1.414 倍，集成度则平均每三年增加 4 倍，CPU 功能和
复杂性每年(后期减慢为 18 个月)会增加一倍，成本却成比例递减[1]。 
 
                表 1-1-1 集成电路工艺的发展 
工  艺（um） 0.25 0.18 0.15 0.13 0.10 0.07 
时  间 1997 1999 2001 2003 2006 2009 
晶体管数量 11M 21M 40M 76M 200M 520M 
片上时钟（MHz） 750 1200 1400 1600 2000 2500 
面积（mm2） 300 340 385 430 520 620 
布线层数 4 6-7 7 7 7-8 8-9 
  
从集成电路设计方法发展来看，主要有全定制 ASIC、半定制 ASIC、SOC
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并且可以内嵌定制的功能块，制造周期约为 8 周[2]。 
    基于门阵列的 ASIC 采用在硅圆片上预先确定的晶体管。基本阵列由 小单
元重复排列而成。 小单元即为基本单元。设计者只需从门阵列单元库中选择特
定的逻辑单元，用全定制掩膜方式确定上面几层互连金属层。这种门阵列构成掩
膜式门阵列(MGA，masked gate array)。该方法制作周期短，制作灵活，成本小。 
SOC(片上系统)是随着集成度的进一步提高而提出的一种方法，它是在单一
硅片上集成信号采集、转换、存储、处理和 I/0 等功能模块，以 CPU 为核心来完
成系统中信息处理的功能，集成外围模块和存储器，实现整个信息处理系统或其
分系统。SOC 的基本模块是集成度较高的 IP 模块，并且具有知识产权、功能明
确具体、接口规范明确、可在多个设计中重复使用。SOC 的优点是速度快、集
成度高、功耗低，成本低，体积小，系统更新换代的速度快[3]。 
目前，国内的 IC 以使用 0.25um 和 0.18um 线宽工艺为主，并己经成为主流
生产技术，0.13um 及以下工艺已经在一些高端产品中得到应用并快速发展。晶
圆直径也越来越大，从 1 英寸、2 英寸、3 英寸、5 英寸，直到目前 10-12 英寸。 
1.2 低功耗技术的研究意义 
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